ErrBnk_Type Struct Reference
Defines and Type Definitions » Status and Control Registers » Nested Vectored Interrupt Controller (NVIC) » System Control Block (SCB) » System Controls not in SCB (SCnSCB) | Defines and Type Definitions » Status and Control Registers » Nested Vectored Interrupt Controller (NVIC) » System Control Block (SCB) » Implementation Control Block register (ICB) » System Tick Timer (SysTick) » Instrumentation Trace Macrocell (ITM) » Data Watchpoint and Trace (DWT) » Memory System Control Registers (IMPLEMENTATION DEFINED) » Power Mode Control Registers » External Wakeup Interrupt Controller Registers » External Wakeup Interrupt Controller (EWIC) interrupt status access registers » Error Banking Registers (IMPLEMENTATION DEFINED)
Structure type to access the Error Banking Registers (ERRBNK). More...
#include <core_cm55.h>
Public Attributes | |
| __IOM uint32_t | IEBR0 |
| __IOM uint32_t | IEBR1 |
| uint32_t | RESERVED0 [2U] |
| __IOM uint32_t | DEBR0 |
| __IOM uint32_t | DEBR1 |
| uint32_t | RESERVED1 [2U] |
| __IOM uint32_t | TEBR0 |
| uint32_t | RESERVED2 [1U] |
| __IOM uint32_t | TEBR1 |
Detailed Description
Structure type to access the Error Banking Registers (ERRBNK).
Definition at line 1696 of file core_cm55.h.
The documentation for this struct was generated from the following files:
- /builds/Terstegge/yahal_with_examples/include/CPU/CMSIS/core_cm55.h
- /builds/Terstegge/yahal_with_examples/include/CPU/CMSIS/core_cm85.h
Generated by
1.12.0